

Integrated IC
Solutions for the
Synchronous
Timing Source in
Network Elements



Application Note 06

October 2023

Fundamental Techniques used in GPS based time Synchronization: —

GPS-Disciplined Oscillators (GPSDOs) combine the short-term stability of a high-quality quartz oscillator, such as an Oven-Controlled Crystal Oscillator (OCXO), with the long-term stability of the GPS system. This hybrid approach provides excellent frequency and time accuracy over both short and long durations.

Here are two methods used in designing GPS-Disciplined Oscillators:

1. Phase Comparison Method:

Principle:

This method continuously compares the phase of the OCXO's output signal with the phase of a signal derived from the GPS receiver. The difference in phase indicates how much the OCXO's frequency has drifted from the nominal frequency.

Operation:

- The GPS receiver provides a pulse-per-second (1 PPS) output that is aligned with Coordinated Universal Time (UTC).
- The OCXO also produces a 1 PPS signal based on its nominal frequency.
- A phase comparator, often a time interval counter, measures the time difference between the leading edges of these two 1 PPS signals.
- A feedback control system, typically a proportional-integral derivative (PID) controller, computes the necessary correction based on this phase difference.
- The correction voltage is then applied to the voltage control input of the OCXO to adjust its frequency to reduce the phase error.

Benefits:

This method offers fast correction times and can react quickly to sudden changes in the oscillator's behavior, making it suitable for environments with temperature fluctuations and other disturbances.

2. Numerical/Digital PLL (Phase-Locked Loop) Method: 9Co Recommends and Supports

Principle:

This method operates on a similar principle as the phase comparison method but uses digital processing techniques for finer control and added flexibility.

Operation:

- Both the GPS-derived signal (usually 1 PPS) and an internal NCO (Numerically controlled Oscillator) signal derived from the system's external master clock (MCLK) OCXO signal are fed into a digital counter, which produces a digital representation of their phase difference.
- 2. This phase difference is then processed by a digital loop filter, implemented using digital signal processing techniques.
- 3. The digital loop filter produces a digital correction signal, which adjusts the internal NCO.
- 4. The NPLL generates a synthesized output frequency from the DCO and feeds it into a secondary clean up PLL to generate the output frequency the user desires.

Benefits:

Numerical PLLs can be designed to have longer time constants than analog systems, allowing them to filter out the GPS system's inherent jitter and noise more effectively. This leads to a smoother and more stable output signal. The digitally controlled oscillator has a very fine resolution and can be controlled with near perfect linearity, which is an improvement over the KVCO curve of the voltage control tuning of an OC/VCXO, thus improving stability and accuracy.

Note: Both methods use the GPS system as the primary reference because of its long-term stability. The GPS satellite constellation is synchronized to atomic clocks, which means the 1 PPS signal derived from a GPS receiver is accurate to within tens of nanoseconds of UTC. This, combined with the high short-term stability of OCXOs, allows GPSDOs to achieve exceptional performance over a wide range of conditions.

Application Note 06

When a Digitally Controlled Oscillator (DCO) is used in a GPS-Disciplined Oscillator (GPSDO) via a Numerical/Digital PLL (Phase-Locked Loop), the main difference is in how the oscillator is controlled. Instead of generating a continuous analog control voltage to adjust an oscillator (like a VC/OCXO), a DCO is adjusted through a digital word.

Here's how a DCO is implemented in a Digital PLL method for designing a GPSDO:

1. DCO Basics:

- A DCO is an oscillator whose frequency can be adjusted using a digital word. The resolution of frequency tuning is often determined by the bit width of the digital word.
- DCOs are often built around a basic oscillator circuit (like a ring oscillator or an LC oscillator) and a digital tuning mechanism, often using a bank of capacitors or varactors switched by digital controls.

2. Digital PLL Operation with a DCO:

1. Phase Detection:

As in any PLL, the phase difference between two signals (here, the GPS-derived reference and the DCO output) is determined by a phase detector. This produces a phase error signal.

2. Loop Filtering:

This phase error signal is processed by a digital loop filter, implemented in software. The loop filter's role is to determine the appropriate correction to minimize the phase error over time.

3. DCO Control:

Instead of converting the digital correction signal to an analog voltage using a DAC (as in VC/OCXO control), the digital correction signal directly adjusts the frequency of the DCO. Depending on the DCO's design, this might involve changing the digital word to the DCO, thus switching in or out capacitors, modifying the current in a current-controlled oscillator, or altering other digitally controllable parameters to achieve the desired frequency change.

3. Advantages:

- Integration: DCOs can be fully integrated into CMOS processes, making them ideal for on-chip integration in modern electronics. This means you can have the DCO, the digital loop filter, and other necessary components all on the same chip.
- Noise Reduction: By avoiding DACs and the analog domain for control, certain noise sources can be eliminated or reduced.
- Flexibility: Digital control provides a direct interface with digital systems, allowing more sophisticated control algorithms or adaptive behavior if necessary.

4. Challenges:

- Resolution: The frequency resolution of the DCO is limited by its digital control word width. For very fine frequency adjustments, a high-resolution DCO is necessary, which might increase complexity.
- Stability: Traditional oscillators like OCXOs have excellent stability characteristics. DCOs, especially those integrated into CMOS processes, might not have the same inherent stability, requiring more frequent corrections.